Refine your search:     
Report No.
 - 
Search Results: Records 1-2 displayed on this page of 2
  • 1

Presentation/Publication Type

Initialising ...

Refine

Journal/Book Title

Initialising ...

Meeting title

Initialising ...

First Author

Initialising ...

Keyword

Initialising ...

Language

Initialising ...

Publication Year

Initialising ...

Held year of conference

Initialising ...

Save select records

Journal Articles

Control of Ga-oxide interlayer growth and Ga diffusion in SiO$$_{2}$$/GaN stacks for high-quality GaN-based metal-oxide-semiconductor devices with improved gate dielectric reliability

Yamada, Takahiro*; Watanabe, Kenta*; Nozaki, Mikito*; Yamada, Hisashi*; Takahashi, Tokio*; Shimizu, Mitsuaki*; Yoshigoe, Akitaka; Hosoi, Takuji*; Shimura, Takayoshi*; Watanabe, Heiji*

Applied Physics Express, 11(1), p.015701_1 - 015701_4, 2018/01

 Times Cited Count:39 Percentile:84.61(Physics, Applied)

A simple and feasible method for fabricating high-quality and highly reliable GaN-based metal-oxide-semiconductor (MOS) devices was developed on the basis of systematic physical and electrical characterizations. Chemical vapor deposition of SiO$$_{2}$$ films directly onto GaN substrates forming Ga-oxide interlayers was used to fabricate SiO$$_{2}$$/GaO$$_{x}$$/GaN stacked structures. Although well-behaved hysteresis-free GaN-MOS capacitors with extremely low interface state density below 10$$^{10}$$cm$$^{-2}$$eV$$^{-1}$$ were obtained by post-deposition annealing, Ga diffusion into overlying SiO$$_{2}$$ layers severely degraded the insulating property and dielectric breakdown characteristics of the MOS devices. However, this problem was found to be solved by employing rapid thermal processing, leading to superior performance of the GaN-MOS devices in terms of interface quality, insulating property and gate dielectric reliability.

Oral presentation

SiO$$_{2}$$/AlON stacked gate dielectrics for AlGaN/GaN MOS-HFET

Watanabe, Kenta*; Terashima, Daiki*; Nozaki, Mikito*; Yamada, Takahiro*; Nakazawa, Satoshi*; Ishida, Masahiro*; Anda, Yoshiharu*; Ueda, Tetsuzo*; Yoshigoe, Akitaka; Hosoi, Takuji*; et al.

no journal, , 

The advantage of SiO$$_{2}$$/AlON stacked gate dielectrics over SiO$$_{2}$$, AlON and Al$$_{2}$$O$$_{3}$$ single dielectric layers was demonstrated. Our systematic research revealed that the optimized stacked structure with 3.3-nm-thick AlON interlayer is beneficial in terms of superior interface quality, reduced gate leakage current and C-V hysteresis for next-generation high frequency and high power AlGaN/GaN MOS-HFETs.

2 (Records 1-2 displayed on this page)
  • 1